

Claims

We claim:

1. A structure, comprising:

a BIST (Built-In-Self-Test) circuit; and

a first memory circuit electrically coupled to the BIST circuit,

wherein the BIST circuit is configured to perform a first test pass for the first memory circuit to collect the cycle numbers of failing cycles for the first memory circuit in response to the first memory circuit being selected for testing, and wherein, during a second test pass for the first memory circuit performed by the BIST after the first test pass for the first memory circuit, the BIST circuit is configured to collect the contents of the locations in the first memory circuit associated with the failing cycles for the first memory circuit.

2. The structure of claim 1, wherein the BIST circuit further comprises a memory circuit select register configured to receive a select value via scanning such that the first memory circuit is selected for testing.

3. The structure of claim 1, wherein the first memory circuit comprises a first data-out register configured to store a content of a location of the first memory circuit associated with a current

3 cycle, wherein the BIST circuit comprises a BIST state register configured to store BIST control,
4 address, and data signals of the current cycle, and wherein during a failing cycle of the second
5 test pass for the first memory circuit, (i) the BIST circuit is configured to pause, (ii) the first data-
6 out register and the BIST state register are electrically coupled together so as to form a first
7 diagnostic shifting loop, and (iii) the contents of the first data-out register and the BIST state
8 register are shifted in the first diagnostic shifting loop such that the contents of the first data-out
9 register and the BIST state register can be extracted out of the structure, and such that, after the
10 shift, the first data-out register and the BIST state register have the same contents as before the
11 shift.

1 4. The structure of claim 3, wherein the BIST circuit further comprises a BIST multiplexer
2 configured to electrically couple the first data-out register and the BIST state register together so
3 as to form the first diagnostic shifting loop during a failing cycle of the second test pass for the
4 first memory circuit and in response to the first memory circuit being selected for testing.

1 5. The structure of claim 3, further comprising a chip multiplexer configured to electrically
2 couple the first data-out register to a tester during a failing cycle of the second test pass for the
3 first memory circuit and in response to the first memory circuit being selected for testing,
4 wherein the contents of the first data-out register and the BIST state register are extracted to the
5 tester via the chip multiplexer in response to the contents of the first data-out register and the

1 BIST state register being shifted in the first diagnostic shifting loop.

1 6. The structure of claim 5, wherein the first memory circuit further comprises:

2 a first comparator electrically coupled to the first data-out register and the BIST circuit;

3 and

4 a first mode multiplexer electrically coupled to the first comparator and the first data-out
5 register,

6 wherein in response to the BIST circuit executing a cycle which is not a failing cycle of the
7 second testing pass for the first memory circuit, the first mode multiplexer is configured to
8 electrically couple the first comparator to the chip multiplexer, and wherein in response to the
9 BIST circuit executing a failing cycle of the second testing pass for the first memory circuit, the
10 first mode multiplexer is configured to electrically couple the first data-out register to the chip
11 multiplexer.

1 7. The structure of claim 3, further comprising a second memory circuit electrically coupled to
2 the BIST circuit, wherein the BIST circuit is configured to perform a first test pass for the second
3 memory circuit to collect the cycle numbers of failing cycles for the second memory circuit in
4 response to the second memory circuit being selected for testing, and wherein, during a second
5 test pass for the second memory circuit performed by the BIST after the first test pass for the

6 second memory circuit, the BIST circuit is configured to collect the contents of the locations of
7 the second memory circuit associated with the failing cycles for the second memory circuit.

1 8. The structure of claim 7, wherein the second memory circuit comprises a second data-out
2 register configured to store a content of a location of the second memory circuit associated with a
3 current cycle, and wherein during a failing cycle of the second test pass for the second memory
4 circuit, (i) the BIST circuit is configured to pause, (ii) the second data-out register and the BIST
5 state register are electrically coupled together so as to form a second diagnostic shifting loop, and
6 (iii) the contents of the second data-out register and the BIST state register are shifted in the
7 second diagnostic shifting loop such that the contents of the second data-out register and the
8 BIST state register can be extracted out of the structure, and such that the second data-out
9 register and the BIST state register have the same contents as before the shift.

1 9. A method for testing a structure, the method comprising the steps of:

2 providing in the structure a BIST (Built-In-Self-Test) circuit and a first memory circuit
3 electrically coupled to the BIST circuit;

4 using the BIST circuit to perform a first test pass for the first memory circuit to collect the
5 cycle numbers of failing cycles for the first memory circuit in response to the first memory circuit
6 being selected for testing; and

7 after performing the first test pass for the first memory circuit, using the BIST circuit to
8 perform a second test pass for the first memory circuit to collect the contents of the locations in
9 the first memory circuit associated with the failing cycles for the first memory circuit.

1 10. The method of claim 9, further comprising the step of using a memory circuit select register
2 to receive a select value via scanning so as to select the first memory circuit for testing.

1 11. The method of claim 9, further comprising steps of:

2 providing in the first memory circuit a first data-out register configured to store a content
3 of a location of the first memory circuit associated with a current cycle;

4 providing in the BIST circuit a BIST state register configured to store BIST control,
5 address, and data signals of the current cycle; and

6 during a failing cycle of the second test pass for the first memory circuit, (i) pausing the
7 BIST circuit, (ii) electrically coupling the first data-out register and the BIST state register
8 together so as to form a first diagnostic shifting loop, (iii) shifting the contents of the first data-
9 out register and the BIST state register in the first diagnostic shifting loop such that the first data-
10 out register and the BIST state register have the same contents as before the shift, and (iv)
11 extracting the contents of the first data-out register and the BIST state register from the first
12 diagnostic shifting loop out of the structure during the shift.

1 12. The method of claim 11, further comprising the step of using a BIST multiplexer in the BIST
2 circuit to electrically couple the first data-out register and the BIST state register together so as to
3 form the first diagnostic shifting loop during a failing cycle of the second test pass for the first
4 memory circuit and in response to the first memory circuit being selected for testing.

1 13. The method of claim 11, further comprising the steps of:

2 using a chip multiplexer to electrically couple the first data-out register to a tester during
3 a failing cycle of the second test pass for the first memory circuit and in response to the first
4 memory circuit being selected for testing; and

5 extracting the contents of the first data-out register and the BIST state register to the tester
6 via the chip multiplexer in response to the contents of the first data-out register and the BIST

7 state register being shifted in the first diagnostic shifting loop.

1 14. The method of claim 13, further comprising the steps of:

2 providing a first comparator electrically coupled to the first data-out register and the BIST
3 circuit;

4 providing a first mode multiplexer electrically coupled to the first comparator and the first
5 data-out register;

6 using the first mode multiplexer to electrically couple the first comparator to the chip
7 multiplexer in response to the BIST circuit executing a cycle which is not a failing cycle of the
8 second testing pass for the first memory circuit; and

9 using the first mode multiplexer to electrically couple the first data-out register to the chip
10 multiplexer in response to the BIST circuit executing a failing cycle of the second testing pass for
11 the first memory circuit.

1 15. The method of claim 11, further comprising the steps of:

2 providing in the structure a second memory circuit electrically coupled to the BIST
3 circuit;

4 using the BIST circuit to perform a first test pass for the second memory circuit to collect

5 the cycle numbers of failing cycles for the second memory circuit in response to the second
6 memory circuit being selected for testing; and

7 after performing the first test pass for the second memory circuit, using the BIST circuit
8 to perform a second test pass for the second memory circuit to collect the contents of the
9 locations in the second memory circuit associated with the failing cycles for the second memory
10 circuit.

1 16. The method of claim 15, further comprising the steps of:

2 providing in the second memory circuit a second data-out register configured to store a
3 content of a location of the second memory circuit associated with a current cycle; and

4 during a failing cycle of the second test pass for the second memory circuit, (i) pausing
5 the BIST circuit, (ii) electrically coupling the second data-out register and the BIST state register
6 together so as to form a second diagnostic shifting loop, (iii) shifting the contents of the second
7 data-out register and the BIST state register in the second diagnostic shifting loop such that the
8 second data-out register and the BIST state register have the same contents as before the shift,
9 and (iv) extracting the contents of the second data-out register and the BIST state register from
10 the second diagnostic shifting loop out of the structure during the shift.

1 17. A method for testing a memory chip, the method comprising the steps of:

2 providing in the memory chip a RAM (Random Access Memory) and a BIST (Built-In-
3 Self-Test) circuit;

4 providing a RAM select register in the BIST circuit;

5 scanning in a select value into the RAM select register so as to select the RAM for
6 testing;

7 using the BIST circuit to test the RAM for a first test pass to collect the cycle numbers of
8 failing cycles in response to the RAM being selected for testing; and

9 after testing the RAM for the first test pass, using the BIST circuit to test the RAM for a
10 second test pass, wherein the second test pass comprises the same sequence of cycles as the first
11 test pass, and wherein during the second test pass, the BIST circuit pauses at each failing cycle so
12 that the contents of the locations of the RAM associated with the failing cycles can be extracted
13 out of the memory chip.

1 18. The method of claim 17, wherein the step of using the BIST circuit to test the RAM for the
2 first test pass to collect the cycle numbers of the failing cycles in response to the RAM being
3 selected for testing comprises the steps of, for each cycle of the first test pass:

4 using a data-out register in the RAM to store the content of a location in the RAM
5 associated with the cycle;

6 using a comparator in the RAM to compare the content of the data-out register and an
7 expected value from the BIST circuit and to generate a fail signal if the content of the data-out
8 register and the expected value are not equal;

9 using a mode multiplexer to pass the fail signal from the comparator to a chip
10 multiplexer; and

11 using the chip multiplexer to pass the fail signal from the mode multiplexer to a tester
12 outside the memory chip.

1 19. The method of claim 18, wherein the step of using the BIST circuit to test the RAM for the
2 second test pass comprises the steps of, during each failing cycle:

3 pausing the BIST circuit;

4 forming a diagnostic shifting loop comprising a BIST state register in the BIST circuit,
5 the data-out register, the mode multiplexer, and the RAM select register, wherein the BIST state
6 register stores the BIST control, address, and data signals associated with the current failing
7 cycle;

8 shifting the contents of the BIST state register and the data-out register in the diagnostic
9 shifting loop; and

10 extracting the contents of the BIST state register and the data-out register from the

11 diagnostic shifting loop to the tester via the BIST multiplexer and chip multiplexer.

1 20. The method of claim 19, wherein the step of forming the diagnostic shifting loop comprises
2 the steps of:

3 using the tester to generate a diagnostic shifting signal to the BIST state register and the
4 data-out register so as to switch them to shift registers; and

5 using the mode multiplexer to electrically couple the data-out register to the BIST state
6 register in response to the diagnostic shifting signal being generated; and

7 using the tester to generate a diagnostic shifting signal to the BIST finite state machine so
8 as to cause the finite state machine to be temporarily paused so that it holds it's current state,
9 while shifting the data in the diagnostics shifting loop.